## **PCT**

(30) Priority data:

8906145.1

6YL (GB).

## WORLD INTELLECTUAL PROPERTY ORGANIZATION



# INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 5:
H03K 19/173, 19/177
A1
(11) International Publication Number: WO 90/11648
(43) International Publication Date: 4 October 1990 (04.10.90)

GB

(21) International Application Number: PCT/GB90/00376

(22) International Filing Date: 17 March 1990 (17.03.90)

17 March 1989 (17.03.89)

-

(71) Applicant (for all designated States except US): ALGOTRONIX LIMITED [GB/GB]; Technology Transfer Centre, King's Buildings, Mayfield Road, Edinburgh EH9 3JL (GB).


(72) Inventor; and(75) Inventor/Applicant (for US only): KEAN, Thomas, Andrew [GB/GB]; 27 Double Hedges Park, Edinburgh EH16

(74) Agents: McCALLUM, William, Potter et al.; Cruikshank & Fairweather, 19 Royal Exchange Square, Glasgow G1 3AE (GB).

(81) Designated States: AT (European patent), AU, BE (European patent), BR, CA, CH (European patent), DE (European patent), DK (European patent), ES (European patent), FI, FR (European patent), GB, GB (European patent), IT (European patent), JP, LU (European patent), NL (European patent), SE (European patent), SU, US.

#### Published

With international search report.



A configurable cellular array is provided having a 2-dimensional array of cells in which each cell in the array has at least one input and output connection at least one bit wide to its neighbours. Each cell also has a programmable routing circuit to permit intercellular connections to be made. In one arrangement each cell contains a programmable function unit which includes a plurality of multiplexers. In a preferred arrangement the function unit and routing unit are programmable using associated Random Access Memory (RAM) areas within the cell. Each cell may be coupled to at least one global or array-crossing-signals so that all cells can be signalled simultaneously. The 2-dimensional array is rectangular and the intercell connections are orthogonal and are one bit wide.

#### **DESIGNATIONS OF "DE"**

Until further notice, any designation of "DE" in any international application whose international filing date is prior to October 3, 1990, shall have effect in the territory of the Federal Republic of Germany with the exception of the territory of the former German Democratic Republic.

### FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	ES	Spain	MG	Madagascar
ΑU	Australia	FI	Finland	ML	Mali
BB	Barbados	FR	France	MR	Mauritania
BE	Belgium	GA	Gabon	MW	Malawi
BF	Burkina Famo	GB	United Kingdom	NL	Netherlands
BG	Bulgaria	HU	Hungary	NO	Norway
BJ	Benin	IT	italy	RO	Romania
BR	Brazil	JP	Japan	SD	Sudan
CA	Canada	KP	Democratic People's Republic	SE	Sweden
CF:	Central African Republic		of Korea	SN	Senegal
CG	Congo	KR	Republic of Korea	SU	Soviet Union
CH CH	Switzerland	ш	Liechtenstein	TD	Chad
CM	Cameroon	ī.ĸ	Sri Lanks	ΤĠ	Togo
DE	Germany, Federal Republic of	III	Luxemboure	us	United States of America
DK	Denmark	MC	Monaco		Commo Diales Of Marrian

#### CONFIGURABLE CELLULAR ARRAY

The present invention relates to a configurable cellular array consisting of an array of dynamically configurable logic elements, that is logic elements in which the function realised is dependent on an associated single word of control memory, rather than physical wires connected between logic-elements.

Configurable logic elements and circuits formed

therefrom have been studied for many years. Configurable logic is distinct from microprogramming in that a single long control word is established to control a hardware unit, rather than a sequence of short control words selected from many words in a memory by a sequencer.

Normally the hardware unit is significantly more complex in the case of configurable logic. The implementation of

15 the two types is also radically different: in configurable logic. The control and function are intermingled in a single structure whereas in microprogramming the control is provided by a separate unit.

One family of configurable circuits, cellular arrays,

20 as disclosed in a paper entitled "A Survey of

Microcellular Research" by R Minnick., J.ACM, 14 (2);

203-241, Published April 1967, have been of particular

interest. Most cellular array designs have their function

fixed by making or breaking physical wires on an

25 integrated circuit as in conventional logic means,

although a system where the function is dependent on a control memory is described in a publication by Richard G Shoup. Richard G Shoup. Programmable Cellular Logic Arrays. PhD thesis, Computer Science Dept.,

5 Carnegie-Mellon University, March 1970.

Existing programmable cellular arrays suffer from a lack of functional generality caused by limited routing options provided in each cell and because these designs considered relatively small systems where the entire array 10 was contained in a single chip or built of many chips each containing one or a small number of cells. One reason for this is that these designs are intended to implement subsystems, for example single or multiple output logic functions of several input variables, rather than complete 15 systems. Thus the lack of flexibility in each cell and the total number of cells available limits the functional generality available. To take advantage of the potentially very large number of flexible cells which can be implemented on a single chip or a multi-chip array with 20 current processing technology, and to allow complete systems of the size currently implemented as application specific integration circuits to be designed with a programmable structure, a more flexible architecture is required. To allow such multi-chip arrays to be built 25 where relatively large numbers of cells are present on each chip such a system must be capable of transferring large numbers of input/output signals between chips.

It is an object of the present invention to provide an improved configurable cellular array which obviates or mitigates at least one of the aforementioned disadvantages.

This is achieved by providing a 2-dimensional array of cells in which each cell in the array has at least one input and output connection at least one bit wide to each of its neighbours, and each cell having a programmable routing unit to permit intercellular connections to be made.

- In a preferred arrangement each cell contains a programmable function unit which includes a plurality of multiplexers In a preferred arrangement the function unit and routing unit are programmable using associated Random Access Memory (RAM) areas within the cell. Each
- 15 cell may be coupled to at least one global or array-crossing-signals so that all cells can be signalled simultaneously. The 2-dimensional array is rectangular and the intercell connections are orthogonal and are one bit wide.
- Accordingly in one aspect of the present invention there is provided a 2-dimensional configurable cellular array comprising a plurality of configurable cells, each cell being connected to each of its neighbouring cells in the array by an input connection and an ouput connection,
- each input and output connection being at least one bit wide, each cell having a programmable routing unit therein for interconnecting the cell with its neighbours in the

array.

Preferably each cell includes a programmable function unit coupled to, and functionally within, said routing unit, said programmable function unit having a plurality of multiplexors arranged to combine input variables to the cell. Advantageously, said programmable function unit and said programmable routing unit have Random Access Memory areas associated therewith.

According to another aspect of the present invention

10 there is provided a 2-dimensional configurable cellular array comprising a plurality of configurable cells, each cell having an input and an output connection at least one bit wide to each of its neighbours, each cell having RAM programmable routing means consisting of a plurality of

- 15 mulitplexers disposed therein, said RAM programmable routing means being coupled to each of the cell inputs and outputs, and RAM programmable function means disposed within each cell with said RAM programmable function means being coupled to, and functionally within, said
- 20 programmable routing means for receiving at least some inputs of variables from said programmable routing means and for combining said input variables to provide a function unit output signal.

Preferably the 2-dimensioanl array of cells is
25 rectangular and each cell is connected to its neighbouring cells by orthogonal connections. Alternatively each cell may be connected to its neighbouring cell by diagonal

WO 90/11648

connections.

Preferably said programmable function unit includes a plurality of multiplexors for performing the combination of said variables.

- Advantageously each cell in the array is coupled to at least one global signal source so that all cells in the array can be signalled simultaneously. Alternatively array crossing signals may be connected to all cells on a row, column or a diagonal of the array.
- Conveniently, the global or array crossing signal is taken from the output and connected to inputs of a function unit.

According to another aspect of the present invention a configurable cellular array comprises a plurality of cells arranged in a 2-dimensional format so that, apart from those cells at the edges of the array, each cell has only four orthogonally arranged neighbouring cells to each of which it is respectively connected with only one input and output connection, each said connection being only one-bit wide, each cell comprising a programmable routing unit having a plurality of multiplexors and a programmable logic function unit having a plurality of multiplexors, the logic function unit having two inputs derived by a first set of multiplexors of the routing unit from the input connections to the cell and having only one output which is delivered within the cell as an input to a second

set of multiplexors of the routing unit of the cell, said

-6 -

second set of multiplexors being arranged to selectively route the logic function unit output to each of said four neighbouring cells, and to route the input from each neighbouring cell to each other neighbouring cell, each multiplexor of said routing unit being programmable and most mulitplexors of said logic function unit being programmable by bits of a control word from the associated cell memory which word is retained during the operation of the array.

Preferably each input from each neighbouring cell can be routed to each neighbouring cell.

Preferably the multiplexors are mostly 4:1 and controlled by only 2 bits of said control word.

Preferably the first set of multiplexors are two in number. Preferably the second set of multiplexors is equal to the number of cell outputs. Conveniently there are 4 multiplexors in the second set.

Preferably the array has at least one common signal line connected as an input to a set of cells of the array, only said first set of mulitplexors of the routing unit of each cell being connected to said common signal line.

Preferably the cell set is a row or a column or a diagonal. Alternatively the cell set is all cells of the array.

25 Preferably the function unit output is fed back to at least one of the multiplexors within the function unit so a latch is created within the cell. The provision of a

latch within the cell means that sequential operations may be supported. The logic function unit includes at least three multiplexors with at least one invertor which are organised according to the bits of the program control word to provide at the logic function unit output any useful number of the 16 possible combinational functions of 2 input variables

Preferably also the logic function unit output from each cell in the array is programmably connected to a global signal extending to the edge of the array to allow monitoring of each cell function unit ouput using the RAM cell address.

According to a third aspect of the present invention there is provided a configurable cellular array integrated circuit having a substrate, p and n-type diffusion zones thereon, a deposited layer of polysilicon and first and second metal layers characterised in that the polysilicon layer is deposited as a series of continuous parallel strips extending in a first direction and the p and n-type zones and said second outer metal layer are deposited in strips extending in the orthogonal direction; and the first metal layer is laid in strips extending in both directions.

Conveniently, the RAM is formed in one part of the

25 circuit and the RAM cells are programmable by first

control signals carried on said polysilicon and by second

control signals carried by said second metal layer.

Preferably the p and n-type zones, and the first metal layer are discontinuous strips. Advantageously the strips of the second metal layer are continuous.

Conveniently the circuit is fabricated using a double metal single polysilicon N-well CMOS process.

These and other aspects of the present invention will become apparent from the following description when taken in combination with the accompanying drawings, in which :-

Fig. 1 depicts a 2-dimensional configurable cellular

10 array consisting of an arbitrarily sized rectangular

array of cells in accordance with an embodiment of the

present invention;

Fig. 2 depicts general array composition consisting of rectangular array of chips each of which contains a fixed 15 size array of cells;

Fig. 3 is a schematic representation of an embodiment of programmable routing unit incorporated in each cell of the array;

Fig. 4 is a schematic diagram of one embodiment of a 20 programmable function unit present in each cell in the array in accordance with an embodiment of the invention for supporting sequential operations;

Fig. 5 is a routing table depicting the programming of the function unit shown in Fig. 4 and illustrating the coutput function for various combinations of inputs;

Fig. 6 depicts a schematic diagram of an alternative function unit which may be used with each cell in the array

Fig. 7 is a routing table for implementing the functions of the unit shown in Fig. 6;

Fig. 8 is a schematic diagram of a further embodiment of a function unit in accordance with the present

5 invention for use with each cell in the array;

Fig 9 is a routing table showing the programming arrangements of the function unit in Fig. 8;

Fig. 10 is a circuit diagram of a RAM controlled multiplexor for use with the programmable routing unit and 10 functions units shown in Fig. 3 to 9;

Figs. 11 and 11a are a diagrammatic plan view of the realisation of the mulitplexor of Fig. 10 in a standard double metal, single polysilicon n-well CMOS process and a circuit diagram of a 6 transistor RAM cell.

Fig. 12 depicts a schematic diagram of a pad sharing scheme for sharing an input and an output from 2 chips on a single pad;

Fig. 13 is a circuit for sensing the value of the signal which a neighbouring chip is trying to pass to it;

20 Fig. 14 is a table depicting the voltage levels at the pad for various output conditions of the chips sharing the pad;

Fig. 15 is plan of a digital stop watch circuit implemented by the configurable cellular array

25 architecture in accordance with the present invention;
Fig. 16 is a schematic diagram of a cell array for the floor plan of Fig. 15;

-10-

Fig. 17 is a diagram of a one toggle counter of a 4-bit counter used with the cell array of Fig. 1;

Fig. 18 is a seven segment display element to be driven by a decoder;

5 Fig. 19 shows the decoder used to drive the seven segment display element of Fig. 18;

Fig. 20 is a truth table for implementing the operation of decoder of Fig. 19 to drive the display element:

10 Fig. 21 is textual representation of user designed interconnections in a cellular array in Fig. 16

Fig. 22 is a schematic diagram of an alternative multiplexor arrangement for optimising the speed of operation of the multiplexor for particular inputs.

- Reference is now made to Fig. 1 of the drawings which depicts a 2-dimensional 3 x 3 rectangular cellular array generally indicated by reference numeral 10 which consists of 9 identical cells 12, each cell containing a programmable routing unit 14 a function unit 16 and
- 20 invertors (not shown). The cells are connected orthogonally to each neighbour by inputs 18 and outputs 20. It will be understood that the function unit and routing unit have associated areas of memory within the cell, as will be later described particularly with
- 25 reference to Fig. 11.

The structure and operation of the programmable routing unit 14 and the function unit 16 as well as the

10

15

20

25

configurable cellular array 10 will be described later in detail. In this embodiment global signals G1 and G2 are connected to each cell 12 in the array 10, only some of the connections being shown in the interests of clarity. Typically signals G1, G2 are clock signals.

Fig. 2 of the drawings depicts an example cellular array 22 which is built up from a rectangular array of chips 24, each chip in the array containing a fixed size 32 x 32 array of cells connected together on a printed circuit board, silicon wafer or other suitable substrate.

Reference is now made to Fig. 3 of the drawings which depicts an embodiment of a programmable routing unit 14. In the cell 10 as will become clear the routing unit 14 functionally, but not physically, surrounds the function unit 16. All signals to and from the cell must pass through the routing unit which consists of five, 4:1 programmable multiplexors 26a to 26e and one programmable 6:1 multiplexor 28. 6:1 Multiplexor 28 and 4:1 multiplexor 26a form a first set of multiplexors for deriving two inputs  $X_1$ ,  $X_2$  for the function unit of the cell from the inputs to the cell and global signals G1, G2. Each of the 4:1 programmable multiplexors has 4 inputs which allows them to be controlled by only 2 bits of a control word from a RAM area. Multiplexors 26b to 26e are neighbour routing devices and form the second set of multiplexors. Each neighbour routing multiplexor has the input corresponding to its output direction removed to

5

15

20

25

avoid redundant permutations as will be later explained. The second set are arranged to route selectively the logic function unit output to each of the four neighbouring cells and to route the input from each neighbour cell to each other neighbour cell. It will also be appreciated that in this example signals Gl and G2 are global input signals which are connected to all cells 12 in the array 10. In this example G1 and G2 are intended for use as a 2-phase non-overlapping clock and, as can be seen from Fig. 3, as such are only connected to the function input selector 6:1 multiplexer 28. In this diagram routing unit output signals X1 and X2 represent the 2 inputs to the programmable function unit 16 within the cell.

The function output is connected to a function unit output buffering circuit 27. The function unit logic level is monitored by connecting an associate RAM cell output to a first transistor 27a and the function unit output to a second in series transistor 27b as seen in Fig. 3. By programming the RAM with a bit of the control word transistors 27a and 27b can be caused to conduct when the function output level switches 27b ON. This pulls down the voltage level on F-test line 29, which extends to the edge of the array, so that the function unit output can be monitored. This procedure can be repeated for any cell of interest within the array by programming the appropriate RAM.

Reference is now made to Figs. 4 and 5 of the drawings

WO 90/11648

5

10

15

20

PCT/GB90/00376

which depict an embodiment of a programmable function unit 16 and its associated routing table respectively for determining the function ouput for various inputs. Before describing the function unit in detail, it should be understood that the design of programmable function units for cellular arrays has been the subject of considerable study in the context of arrays where the programming is done by making or breaking of physical wires. It should also be understood that many of the techniques developed for such arrays can be adapted for dynamically programmed arrays and it is considered advantageous for only a small number of inputs to the function unit at present to allow any combinational function of the input variables to be computed. A design for a multiplexer based function unit capable of implementing all functions of 2 variables and its programming table has been described by X.Chen and S.L. Hurst. "A comparison of universal-logic-module realisations and their application in the synthesis of combinatorial and sequential logic networks" IEEE transactions on computers, 31(2): 140-147, February 1982. One problem with the chen et al combinational function

unit design is that it is unable to support sequential operations and from the point of view of performance and reliability (synchroniser failure)in configurable systems

25 it is advantageous to implement basic latches as a within-cell function rather than using several cells to minimise delay and minimise risk of loss of

-14-

synchronisation. Also previous designs have supplied a separate sequential unit with additional selectors within the function unit to choose between these sequential combinational units. This technique requires extra area and the additional selectors increase the delays through the cells.

The function unit shown in Fig. 4 overcomes these problems when operated in conjunction with the routing table of Fig. 5. This arrangement allows more efficient use of control store than the use of a separate sequential 10 unit and reduces the path delay through the cell. From Fig. 4 it will be seen that 2 programmable 4:1 multiplexors 30 as well as three 2:1 programmable multiplexors 32 are used, as the structure F is a 2:1 programmable multiplexor. The structure F is controlled by the signal from Yl and is different from the other multiplexors in that the data signal from multiplexor 32 (y1) acts as a control signal. The output 33 is fed back to multiplexor 32 (Y3) to provide latching as a single cell function and to support sequential operation. From the table of Fig. 5 it will be seen that all 16 functions of 2 variables X1 and X2 are implemented within the function unit 16. In addition feedback of the function output signal to the 2:1 multiplexor 32(Y3) allows D latching operations to be performed as seen in line numbers 16 to 19 of the Fig. 5 table. The  $X_1$ , and  $X_2$ input are obtained by inverting the outputs of

multiplexors 28, 26a resepctively using invertors at the input of mulitplexors 32, 30 respectively. The other inputs '1', '0' to multiplexors 30 are derived from the high power rail (1) and ground rail (0)

5 An alternative embodiment of a function unit 34 is shown in Fig. 6 with its associated logic table shown in Fig. 7. Function unit 34 differs from unit 16 in that the critical path through the function unit has been reduced and 3 bits of programming information have been saved over 10 the previous design. With a configurable array it does not matter whether a particular wire is carrying a signal or its inverse because the function computed by the cell which uses the signal as an input can be altered to take account of the inversion. For example, if it is wished to 15 comput A.B at a given cell but it is known that A rather than A is being received A,B is implemented instead Thus if we divide the 16 functions into two sets of eight functions such that the functions in the second set are the inverse of functions in the first set, only one of the 20 sets needs to be implemented. At the periphery of the array programmable output pads, as will be later described, can compensate for inversions so the correct values are output to external circuits. Alternatively the function units of cells near the edge of the array can be 25 used to provide a compensating inversion. It is normal for such spare cells to exist in designs because the size of array required for a particular task is unlikely to be

5

10

20

exactly the same size as the physical array provided. The simple functions O,Xl and X2 can be generated with the non-trivial two input logic functions XOR and OR by using the Xl and X2 input selection multiplexor 26, 28 as shown in Fig, 3 to route the same cell input to both Xl and X2. Thus, only 5 combinational logic functions need actually be implemented in the function unit 34 to support designs which use all 16 possibilities. It will be appreciated that two sequential functions: D latches with active high and active low clocks are also provided but latches with inverted Data inputs are not necessary since the system can cope with inverted outputs as described above.

Another embodiment of a function unit is depicted in Fig. 8 in which the function unit, generally indicated by the reference numeral 42, consists of a programmable 4:1 multiplexors 44 and a programmable 8:1 multiplexor 46 which feed outputs Y1, Y2 and Y3 to a programmable 2:1 multiplexor (F) 48 from which the output F is taken. The output F is fed back to form an input of multiplexor 44 and multiplexor 46. The routing table shown in Fig. 9 represents the output F from the programmable function unit 42 for various combinations of inputs to the mulitplexors 44 and 46. In function 5 multiplexors Y2 and Y3 must both select some input. In this design X multiplexor Y3 can select all neighbour inputs. This second feedback path allows RS latches to be implemented as well as D latches as can be seen from Fig 9. Because the Y2 and Y3

multiplexors 44, 46 can now select different neighbour inputs the 3 input 2:1 programmable multiplexer function can also be implemented. RS latches and programmable 2:1 multiplexors are quite common in user design and implementation as cell functions provide performance

implementation as cell functions provide performance advantages. Additional multiplexors are shown connected to other selection multiplexers, for example Y3 can now select X1 as an input and this allows all cell functions to be computed with global signals as inputs because only

X1 can select global signals as will be evident from studying Fig. 3.

Reference is now made to Fig. 10 of the drawings which depicts a circuit diagram of a RAM controlled programmable 4:1 multiplexer generally indicated by reference numeral

- 15 50. Signals labelled  $X_0$ ,  $X_1$ ,  $X_2$  and  $X_3$  are multiplexer inputs, and signals  $Q_0$ ,  $Q_0$ ,  $Q_1$ , and  $Q_1$  are from controlling RAM cells, which are not shown in the interest of clarity. Only 4:1 programmable multiplexors are considered but it will be understood that the techniques
- described can be extended to other sizes of mulitplexer.

  It is also apparent that there are many possible modifications of this structure; for example, multiplexors based on transmission gates, single switches controlled by 4 RAM cells or logic gate multiplexors may be
- 25 implemented. Single switch based multiplexors could be advantageous if smaller 3 transistor RAM cells are used. In the circuit shown in Fig. 10, six transistors 52 are

10

used to create the multiplexor and a single invertor, generally indicated by reference numeral 54, is disposed at the output of the circuit so that the output of the multiplexor is inverted. Inverting multiplexors are smaller and faster than non-inverting ones which require two invertors at the output. This means that in a path through several cells between a function unit output and another function unit input the value of the signal transmitted could be inverted, if there were an odd number of routing multiplexors on the path. Normally this would lead to erroneous computations being performed, however, in the case of configurable array logic a computer program which generates configuration information for a design can automatically compensate for inversion caused by routing mulitplexors by changing the function of the cell which receives these inversions as its input.

Reference is now made to Fig. 11 of the drawings which depicts a realisation of the multiplexor shown in Fig. 10 from a double metal single polysilicon n-well CMOS process. The manufacturing process is a conventional process as explained in detail in a book entitled "Principles of CMOS VLSI design, a Systems Perspective" by Neil Weste and Kamran Eshraghian published by Addsion-Wesley publishing company in October 1985 which is a standard text book on the subject of CMOS design and fabrication techniques.

In Fig. 11 it can be seen that the N-type and P-type

diffusion zones have been laid out on the substrate generally horizontally. The polysilicon tracks are laid down at right angles to the direction of the diffusion zones and are indicated by reference numeral 54. As is described in the book first and second metal layers, metal 1 and metal 2 respectively, are deposited over the polysilicon and P and N-type zones in accordance with standard techniques to create the arrangement shown in Fig. 11. It will be understood that the metal 2 layer is 10 thicker and is of a higher conductivity than metal 1 and so it can be used to carry more current.

It can be seen from Fig. 11 that the metal 2 layer is laid orthogonally to the polysilicon layer 52 and the metal 2 extends across the width of the cell to the edge 15 of the array to facilitate programming of RAM cells and passing signals to the multiplexor as will be later explained. It will also be seen that the polysilicon tracks although extending across the height of the cell in the case of word lines do not always do so. In fact some 20 have a shorter length when they are used to carry Q and  $\overline{Q}$ output signals and these are indicated by reference numeral 53. With reference to Fig. 10 the transistors 52 are shown as N-type and are the darker areas on the diagram and the RAM cells are generally indicated by 25 reference numeral 56, best seen in Fig. 11a. The output of the invertor is taken on the metal 1 layer 58 to the invertor 54 which is generally shown in the dotted area

5

10

15

20

25

and the output connection is at terminal 59 and the operation of the multiplexor and associated store is as described above with reference to Fig. 10.

It will be understood that the RAM's are programmable by the first set of control bits shown as word 0 word 1 which extend as described above across the height of the This means that the pass transistor associated RAM logic is disposed beneath the metal routing wires metal 1 and metal 2 which are necessary to implement the routing configuration shown in Fig. 3. The power, word and bit lines for the RAM do not interfere with the wiring functions required to implement the cell routing and function areas. In order to set the RAM to a particular value a control bit is passed along polysilicon line 54 and associated RAM control bits are passed on the metal 2 bit lines so that this 2-dimensional XY "signalling" sets the state of a particular RAM cell thus controlling the output of the RAMS to its associated multiplexor. This arrangement allows for very compact implementation of control store and multiplexors.

In the configurable cellular array architecture as indicated above it is possible to fabricate relatively large arrays of cells on a single chip. All peripheral connections must be communicated to neighbouring chips to permit multi-chip arrays to be built as shown in Fig. 2 so that a large number of package pins are potentially required. Because packages with sufficient pinout are

transients.

expensive it may be necessary to multiplex several logic signals on to a single physical wire. An alternative is necessary to share a single pad between 2 signals to meet reasonable pinout restrictions.

5 One embodiment of a pad sharing scheme is shown in Fig. 12. In this case an input and an output from a single cell are connected to a single pad. When the neighbouring chip (chip 2) is also similarly connected to the wire 60 there are then three possible voltage levels 10 on the wire. This is illustrated by the table shown in Fig. 14. When the two chips attempt to output opposite values contention will occur and the voltage on the external connection will be at an intermediate level. Each chip senses an intermediate state in the wire and knows what level it is attempting to output. This is 15 achieved using the circuit 62 in Fig. 13. In this circuit comparator 63 only passes a signal from chip 1 if the signal is less than + 4v and comparator 64 also passes the signal if it is greater than +1 volt. The AND gate 65 20 then passes a signal when both invertor output signals are high. As this denotes contention it is opposite to the signal on line 69 and the XOR gate 66 passes a signal opposite to that on cell output line 69 back to the input of the cell. The output buffer 67 is important because 25 it is designed to minimise power consumption in the contention state and isolates the cell from off chip

-22-

An example of a specific circuit design will now be described using the configurable cellular array. Reference will also be made to Fig. 11 of the drawings to facilitate understanding. This design is typical of the type of system that would fit onto a single configurable logic array (CAL) chip in an electronic programmable logic device (EPLD) application. The example given is that of a digital stopwatch which is designed to count up in tenths of a second to one minute and to display the current time on three seven segment displays: tenths of seconds; 10 seconds, and tens of seconds. The watch is controlled by three signals:

- INIT which clears the stopwatch to zero and puts it in the 'stop' state 15
  - 2. SS Start/Stop. A high going edge in the "stop" state starts the watch counting. A high going edge in the 'start' counting state puts the watch in the 'stop' state.
  - 3. CLOCK. 10Hz clock signal.

5

In this example the seven segment decoders provide a 20 good example of "random" combinational logic whereas the counters provide a good example of classical sequential logic.

The floor plan for the full watch circuit is best seen 25 in Fig. 15, which requires three separate units, segment 1, segment 2 and segment 3 for each of the 3 seven segments displays one of which is shown in Fig. 18. The

10

15

complete circuit requires a rectangular array of  $20 \times 13$  cells and the array layout is shown in Fig. 16.

To facilitate understanding segment 1 will be considered. Segment 1 contains four counters 70, a controller 71 and a decoder 72. One of the counters 72 is shown enlarged in Fig. 17. It can be seen that each counter is made up of 6 cells arranged and the complete counter is actually built from 4 toggle flip-flops. Thus the basic 4-bit ripple counter is converted into a decade counter by a gate (not shown) which sets the clear line when the counter gets to 10. This is best illustrated by reference to Fig. 20 which is a truth table of the counter logic using the segment labelling of Fig. 18. The output of this gate is also used as a clock for the succeeding counter. The counter 72 can also be cleared by the INIT signal. In a toggle flip-flop the basic D latches have only clock and D inputs and the clear is provided by extra logic gates which force zeros into the D inputs and 1 onto the clock inputs.

20 The counter shown in Fig. 17 is designed by a user using textual input language as shown in Fig. 21. Note that the programming model is implemented by a combination of translation programs and CAL devices: many of the routing permutations and cell functions supported by the programming model are redundant and are not directly implemented by the hardware. None of the transformations used increase delays or change functionality. This data

5

-24-

sheet will not cover the programming of CAL devices in detail but C source code for the translation programs will be made available. There are 5 basic steps in the translation process:

- 1. Cell Assignment. In this step the user's design is first flattened to eliminate hierarchy. The array of cells comprising the design is then placed within the (probably larger) physical array provided and extra rotuing is added as necessary to make connections to the edge of the physical array. After this stage each cell in 10 the user's design has been assigned to a particular cell within a physical array.
  - 2. Design Verification. In this step design errors such as danling inputs to logic elements are checked for and appropriate error messages generated. As well as checking for errors unnecessary wiring or functional units (e.g. gates whose output is not used elsewhere) are deleted since they could increase power consumption.
- 3. Design Transformation. In this step redundant 20 permutations and functional possibilities within the programming model are removed resulting in a design which can be implemented on the physical array. In the programming model, for example, cell's can route north input to north output, however, this is not necessary 25 since the cell to the north must already have the appropriate variable available on another input. Thus the transformation program can always produce an equivalent

10

configuration in which this connection is not required.

- 4. Assignment of Unused Resources. In this step physical resources not used in the user's design are assigned default values chosen to minimise array power consumption. At this stage warning of potential power dissipation problems in highly concurrent user designs may be given. Note that the system cannot determine whether such problems will occur since that is not dependant only on the array configuration but can detect the potential for such problems.
- 5. Programming. In this stage a binary file suitable for programming the CAL is generated. The program uses tables which contain information about the physical structure of the CAL chip to locate the control store for individual multiplexors within the RAM array and suitable values to force the correct inputs to be selected.

  This type of programming is similar to that used in CAD programs for I.C. design by a person skilled in the art.

In the cells 14 shown the square is the function unit

16 and the function output is shown coming from the square
centre. Cell (0,0) is a D latch and has a N input (X<sub>1</sub>)
and an East input (X<sub>2</sub>). This layout can be seen using the
function unit shown in Fig. 3. Therefore from the table
of line 16, for the D latch X<sub>1</sub> is the clock, and X<sub>2</sub>is

25 equal to D. The cell is programmed as described above
using the integrated circuit of Fig. 11 by writing the
control word bits into the memory and in fact all cells in

5

10

one part of the array receive control word bits and are programmed. When the connections are made they are as shown in black lines in Figs. 17.

Reference is now also made to Fig. 19 which is the cellular layout for the decoder 76 shown in Fig. 16. The decoder 76 takes advantage of the ability to produce any function of two boolean variables within one cell and uses several levels of logic rather than the 2 level logic normally used to implement such functions. From the truth table shown in Fig. 20 it can be seen that specific segments of the display element in fig. 18 are energised to indicate a number in accordance with a predetermined input code. For example, to create the numeral 2 on the display segments a,b, g, e and d have to be energised and this is achieved by decoder digital input signal, 0010 from the four counter outputs.

The controller function of the segment 1 layout is implemented using a toggle flip-flop generally indicated by reference numeral 77 which is at the bottom left of 20 Fig. 16. The design is the same as those with the counters 72. The toggle flip flip 77 is clocked by the start/stop input and its output determines whether the counter should be stopped or run freely. The initialised (INIT) signal clears the control flip flop and stops the counter. The counters are stopped by And'ing the 10 Hz clock with the output of the control flip flop so that when the output of the control flip-flop is zero the

counter's clock input is held low and when it is 'l' the counters receive the 10 hertz clock input.

Various modifications may be made to the configurable cellular array and its associated structures hereinbefore

- described without departing from the scope of the invention, for example, it will be appreciated that the routing unit may be constructed using other arrangements of programmable multiplexors, for example 6:1 and 5:1 multiplexors. 5:1 multiplexor requires three bits of
- 10 control store and which could potentially select between eight different sources. Such arrangements are therefore inefficient and 4:1 multiplexors are preferred because these only require two bits of control store.

In general, it is advantageous to use multiplexors where the number of inputs is a power of two in order to make maximum use of control store.

It will also be appreciated that array crossing wires travelling vertically, horizontally or diagonally across the array may be added to the basic design. In particular

- a further modification is that the array crossing wires may be of finite length so that only a finite number of cells connected by an array crossing are in a row, column or diagonal. These signals can cross a whole array, a single chip or a small part of a single chip, for example
- 25 eight cells. Where these signals are segmented extra structures, which are not part of the basic repeating cell, are provided to allow adjacent signals to be

-28-

collected together to form longer wires. Alternatively function units or routing resources may be used to provide this connection. Such input signals can be connected to the function unit input selector in the same manner as the Gl and G2 global signals mentioned above or to other suitable inputs within the cell such as neighbour mulitplexor or multiplexor within the function unit. Such output signals can be connected to the cells function unit output in the same manner as a global signal mentioned above or to other multiplexor within the cell, or to new multiplexors dedicated to this purpose.

10

15

20

25

With regard to the multiplexors it will be understood that the invertor may be omitted, however, with such an arrangement there is no restoration of logic levels after pass resistors and such multiplexors cannot be cascaded indefinitely. For this reason the invertors are provided in the output of the basic pass transistor tree to provide logic level restoration to allow for the cascading of the multiplexors. In some cases it is desirable to optimise routing multiplexors for speed for particular inputs. For example long wires in user designs normally travel in straight lines so significant performance improvements may be obtained if connections between Sin to Nout, Ein to Wout, Nin to Eout and Nin to Sout were faster. In certain cases it can be advantageous to trade off additional areas of speed using circuits similar to that shown in Fig. 22. As can be seen from Fig. 22 an extra AND gate 80 has been

used to allow a single pass transistor in the critical signal. More complex techniques in which critical signals are not buffered at every cell position could also be considered. It should also be understood that in this arrangement the buffer restores the logic level because the signal which passes through several pass the transistors becomes rapidly degraded.

It will be appreciated that although the cells and components of the cells such as the multiplexors and 10 programmable routing area and programmable function unit are implemented using CMOS technology alternative storage technologies may be used including EPROM, EEPROM and Dynamic RAM. The multiplexor connections may be implemented directly using fusable links, antifuses or 15 (metal) patterning of the topmost metal layer instead of using a control vector and a separate switching structure. It will be appreciated that such modifications have the same programming mode as the embodiments hereinbefore described although other programming will be 20 required on metal patterning versions. It will also be appreciated that although the array is rectilinear it could be of any suitable shape and the orthogonal connections may be replaced by diagonal connections or a combination of orthogonal and diagonal connections. It 25 should also be appreciated that each cell does not have to be connected to each neighbour although this is the most convenient format in a high density layout for efficient

-30-

utilisation of space.

5

10

20

25

Within the aforedescribed configurable cellular array it should be understood that there are 3 possible timing disciplines which may be implemented:

self-timed; clocked including pipeline, and unsynchronised. In the case of the self-timed timing discipline each cell generates explicit "Go" and "Done" signals which are routed in parallel with the data signals and this is advantageous because it relieves the user of most of the timing problems associated with logic design. However, it requires high cell complexity which increases design time and reduces layout efficiency where logic is required because each function is more complex, and size insofar as the individual cells are many times larger than cells with the same function because the "Go and Done signals" have to be transported about individual cells.

In the clocked timing discipline individual cells are sychronised to a system clock which is a single global array clock, not a user clock. This has the advantage of allowing a microprocessor to read and write to internal nodes of a circuit implemented by the cells without disturbing a computation being performed by the cell array. Furthermore, in the sychronised clock system if transfers within and between cells are sychronised to a single fast system clock and an additional store is provided at each selection position then the system can be pipelined to a very low level. The additional store does

-31-

not cause an unacceptable overhead because storage is available in the gate capacitance of the buffering invertors and therefore, only an additional pass transistor is required and this is best seen in Fig. 21.

In the unsychronised case as described in the body of the document the user is provided only with logic gates and takes full responsibility for timing.

WO 90/11648 -32- PCT/GB90/00376

#### CLAIMS

1. A 2-dimensional configurable cellular array comprising a plurality of configurable cells, each cell being connected to each of its neighbouring cells in the array by an input connection and an ouput connection, each input and output connection being at least one bit wide, each cell having a programmable routing unit therein for interconnecting the cell with its neighbours in the array.

- 2. An array as claimed in claim 1 wherein each cell includes a programmable function unit coupled to, and functionally within, said routing unit, said programmable function unit having a plurality of multiplexors arranged to combine input variables to the cell.
- 3. An array as claimed in claim 1 or claim 2 wherein said programmable function unit and said programmable routing unit have Random Access Memory areas associated therewith.
- 4. A 2-dimensional configurable cellular array comprising a plurality of configurable cells, each cell having an input and an output connection at least one bit wide to each of its neighbours, each cell having RAM programmable routing means consisting of a plurality of mulitplexers disposed therein, said RAM programmable routing means being coupled to each of the cell inputs and outputs, and RAM programmable function means

WO 90/11648 -33- PCT/GB90/00376

disposed within each cell with said RAM programmable function means being coupled to, and functionally within, said programmable routing means for receiving at least some inputs of variables from said programmable routing means and for combining said input variables to provide a function unit output signal.

- 5. An array as claimed in claim 4 wherein the 2-dimensional array of cells is rectangular and each cell is connected to its neighbouring cells by orthogonal connections.
- 6. An array as claimed in claim 4 wherein each cell is connected to its neighbouring cell by diagonal connections.
- 7. An array as claimed in claim 5 or 6 wherein said programmable function unit includes a plurality of multiplexors for performing the combination of said variables.
- 8. An array as claimed in any one of claims 5, 6 or 7 wherein each cell in the array is coupled to at least one global signal source so that all cells in the array can be signalled simultaneously.
- An array as claimed in any one of claims 5, 6 or 7 wherein array crossing signals are connected to all cells on a row, column or a diagonal of the array.
   An array as claimed in any one of claims 5 to 9 wherein the global or array crossing signal is taken from the output and connected to inputs of a function

WO 90/11648 PCT/GB90/00376 -34-

unit.

11. A configurable cellular array comprises a plurality of cells arranged in a 2-dimensional format so that, apart from those cells at the edges of the array, each cell has only four orthogonally arranged neighbouring cells to each of which it is respectively connected with only one input and output connection, each said connection being only one-bit wide, each cell comprising a programmable routing unit having a plurality of multiplexors and a programmable logic function unit having a plurality of multiplexors, the logic function unit having two inputs derived by a first set of multiplexors of the routing unit from the input connections to the cell and having only one output which is delivered within the cell as an input to a second set of multiplexors of the routing unit of the cell, said second set of multiplexors being arranged to selectively route the logic function unit output to each of said four neighbouring cells, and to route the input from each neighbouring cell to each other neighbouring cell, each multiplexor of said routing unit being programmable and most mulitplexors of said logic function unit being programmable by bits of a control word from the associated cell memory which word is retained during the operation of the array. 12. An array as claimed in claim 11 wherein each input

from each neighbouring cell can be routed to each

neighbouring cell.

- 13. An array as claimed in claims 11 or 12 wherein the multiplexors are mostly 4:1 and controlled by only 2 bits of said control word.
- 14. An array as claimed in claims 11, 12 or 13 wherein the first set of multiplexors are two in number.
- 15. An array as claimed in claims 11 to 14 wherein the second set of multiplexors is equal to the number of cell ouputs.
- 16. An array as claimed in claims 11 to 15 wherein there are 4 multiplexors in the second set.
- 17. An array as claimed in claims 11 to 16 wherein the array has at least one common signal line connected as an input to a set of cells of the array, only said first set of mulitplexors of the routing unit of each cell being connected to said common signal line.
- 18. An array as claimed in claims 11 to 17 wherein the cell set is a row or a column or a diagonal.
- 19. An array as claimed in claims 11 to 17 wherein the cell set is all cells of the array.
- 20. An array as claimed in claims 11 to 19 wherein the function unit output is fed back to at least one of the multiplexors within the function unit so a latch is created within the cell.
- 21. An array as claimed in claims 11 to 20 wherein the logic function unit includes at least three multiplexors with at least one invertor which are organised

WO 90/11648 -36- PCT/GB90/00376


according to the bits of the program control word to provide at the logic function unit output any useful number of the 16 possible combinational functions of 2 input variables

- 22. An array as claimed in claims 11 to 21 wherein the logic function unit output from each cell in the array is programmably connected to a global signal extending to the edge of the array to allow monitoring of each cell function unit ouput using the RAM cell address.

  23. A configurable cellular array integrated circuit having a substrate, p and n-type diffusion zones thereon, a deposited layer of polysilicon and first and second metal layers characterised in that the polysilicon layer is deposited as a series of continuous parallel strips extending in a first direction and the p and n-type zones and said second outer metal layer are deposited in strips extending in the orthogonal direction; and the first metal layer is laid in strips extending in both directions.
- 24. A circuit as claimed in claim 23 wherein the RAM is formed in one part of the circuit and the RAM cells are programmable by first control signals carried on said polysilicon and by second control signals carried by said second metal layer.
- 25. A circuit as claimed in claim 23 or 24 wherein the p and n-type zones, and the first metal layer are discontinuous strips.

26. A circuit as claimed in claim 23 to 25 wherein the strips of the second metal layer are continuous.

27. A circuit as claimed in any one of claims 23 to 26 wherein the circuit is fabricated using a double metal single polysilicon N-well CMOS process.



SUBSTITUTE SHEET






FIG.3




Number	Function	Y1	Y2	Y3
0	Zero	x1	0	0
1	One	x1	1	1
2	X1	x1	1	0
3	<del>X</del> 1	x1	0	1
4	X2	x1	x2	x2
5	X2	x1	$\overline{x2}$	x2
6	X1- X2	x1	x2	0
7	X1⋅ X2	x1	x2	0
8	X1- X2	x1	0	x2
9	X1. X2	x1	0	x2
10	X1+X2	x1	1	x2
11	X1+ X2	x1	1	x 2
12	X1+X2	x1	x2	1
13	X1+X2	x1	x2	1
14	X1 ● X2	x1	<del>x</del> 2	x2
15	X1● X2	x1	x2	x2
16	D Latch	x1=Clk	x2=D	Func.Out
17	D Latch	x1=Clk	x2=0	Func, Out
18	DClk Latch	x1=Clk	x2=D	Func. Out
19	D Clk Latch	x1=Clk	x2=D	Func.Out

FIG. 5


**SUBSTITUTE SHEET** 



Number	Function	Y1	Y 2	Y3
1	X1 · X2	x 1	x 2	0
2	<del>X1</del> ⋅ X2	<del>x</del> 1	x 2	0
3	X1 + X 2	<del>x</del> 1	x 2	1
4	<del>X1</del> + X2	x 1	x 2	1
5	X1   X2	x1	x 2	x 2
6	D Latch	x1=Clk	x2=D	Func.Out
7	D Clk Latch	x1=Clk	x2=D	Func.Out




**GUBSTITUTE SHEET** 




Number	Function	Y1	Y2	Y3
1	X1 · X2	x 1	x 2	0
2	<del>X</del> 1⋅ X2	<del>x</del> 1	x 2	0
3	X1+X2	x 1	x 2	1
4	₹1 + X2	x 1	x 2	1
5	X1 <b>⊕</b> X2	x1	x 2	N,S,E,W
6	D Latch	x1=Clk	x 2= D	Func. Out
7	D Clk Latch	x1=Clk	x2=D	Func.Out
8	RS Latch	Func. Out	x2	x1
9	2:1 Mux.	x1	x2	N,S,E,W

FIG.9

SUBSTITUTE SHEET





SUBSTITUTE SHEET




Output 1	Output 2	Voltage Level
0	0	Low
0	1	Intermediate
1	0	Intermediate
1	1	High

FIG.14








	Input	۵	b	С	d	е	f	g
Γ	0000	1	1	1	1	1	1	0
Γ	0001	0	1	1	0	0	0	0
	0010	1	1	0	1	1	0	1
Γ	0011	1	1	1	1	0	0	1
ſ	0100	0	1	1	0	0	1	1
ſ	0101	1	0	1	1	0	1	1
ſ	0110	1	0	1	1	1	1	1
ſ	0111	1	1	1	0	0	0	0
ſ	1000	1	1	1	1	1	1	1
	1001	1	1	1	1	0	1	1
	1010	Х	Х	X	X	Х	X	X
	1011	X	X	X	X	X	X	X
	1100	Х	X	X	Х	X	X	X
	1101	Х	X	X	Х	X	Х	X
	1101	X	X	X	X	X	X	Х
	1111	X	X	X	X	X	X	X

FIG. 20



### SUBSTITUTE SHEET

BLOCK toggle BPORT Q OUT 2 WSOURCE east RPORT Q OUT 1 ESOURCE vest RPORT CLR IN 1 LPORT CLK IN 1 SSOURCE east ENDPORTS CELL (0,0) FUNCTION or ESOURCE self X1SOURCE north CELL (1,1) X2SOURCE east FUNCTION dlatch ENDCELL CELL (1,0) ESOURCE vest CELL (2,1) WSOURCE self X1SOURCE east SSOURCE east SSOURCE east TURCTION dlatch ENDCELL CELL (1,0) ESOURCE vest CELL (2,1) WSOURCE self X1SOURCE self X1SOURCE self X1SOURCE east SSOURCE east SSOURCE east FUNCTION nor X1SOURCE east CELL (2,0) FUNCTION x1orx2bar WSOURCE self X1SOURCE self SSOURCE self SSOURCE self TURCTION x1orx2bar WSOURCE self SSOURCE self SSOURCE self TURCTION x1orx2bar WSOURCE self TURCTION dlatch ENDCELL		
RPORT Q OUT 1  RPORT CLR IN 1  SSOURCE self  LPORT CLK IN 1  LPORT CLK IN 1  ENDPORTS  CEIL (0,0)  ESOURCE self  ENDCELL  X1SOURCE self  ENDCELL  X1SOURCE north  X2SOURCE east  FUNCTION dlatch  ESOURCE vest  ENDCELL  SSOURCE east  FUNCTION dlatch  ESOURCE east  CELL (1,0)  ENDCELL  CELL (2,1)  WSOURCE self  X1SOURCE self  X1SOURCE north  ESOURCE self  X1SOURCE east  SSOURCE east  SSOURCE east  SSOURCE self  X1SOURCE east  SSOURCE self  FUNCTION nor  X1SOURCE east  CELL (2,0)  WSOURCE self  ENDCELL  CELL (2,0)  FUNCTION x1ori2bar  WSOURCE self  X1SOURCE west  FUNCTION dlatch	BLOCK toggle	CELL (0,1)
RPORT CLR IN 1  LPORT CLK IN 1  LPORT CLK IN 1  ENDPORTS  X2SOURCE east  ENDPORTS  CELL (0,0)  ESOURCE self  X1SOURCE self  X1SOURCE north  X2SOURCE east  ENDCELL  X1SOURCE east  WSOURCE east  FUNCTION dlatch  ESOURCE vest  ENDCELL  CELL (1,0)  ESOURCE vest  CELL (2,1)  WSOURCE self  X1SOURCE north  X2SOURCE east  SSOURCE east  X1SOURCE east  SSOURCE self  X1SOURCE east  SSOURCE self  FUNCTION nor  X1SOURCE east  SSOURCE vest  CELL (2,0)  FUNCTION x1ori2bar  WSOURCE self  X1SOURCE self	BPORT Q OUT 2	WSOURCE east
LPORT CLK IN 1  ENDPORTS  X2SOURCE east  ENDPORTS  X2SOURCE west  CELL (0,0)  ESOURCE self  X1SOURCE north  X2SOURCE east  FUNCTION dlatch  ENDCELL  CELL (1,1)  X2SOURCE east  FUNCTION dlatch  ENDCELL  CELL (1,0)  ENDCELL  ESOURCE west  CELL (2,1)  WSOURCE self  X1SOURCE east  X1SOURCE east  X1SOURCE east  SSOURCE self  X1SOURCE east  SSOURCE self  FUNCTION nor  X1SOURCE east  CELL (2,0)  WSOURCE self  ENDCELL  CELL (2,0)  FUNCTION x1orx2bar  ENDCELL  NSOURCE self  X1SOURCE self  X1SOURCE self  X1SOURCE self  X1SOURCE self  X2SOURCE self  X1SOURCE self  X2SOURCE self  X1SOURCE self  X2SOURCE self  X2SOURCE self  X2SOURCE self  X2SOURCE self  X1SOURCE north  X2SOURCE west  FUNCTION dlatch	-RPORT Q OUT 1	ESOURCE west
ENDPORTS  CELL (0,0)  ESOURCE self  ENDCELL  X1SOURCE north  X2SOURCE east  WSOURCE east  FUNCTION dlatch  ESOURCE vest  ENDCELL  CELL (1,1)  ESOURCE east  CELL (1,0)  ENDCELL  ESOURCE vest  CELL (2,1)  WSOURCE self  X1SOURCE self  X1SOURCE north  ESOURCE south  X2SOURCE east  SSOURCE self  X1SOURCE east  SSOURCE self  X1SOURCE east  SSOURCE self  FUNCTION nor  X1SOURCE east  CELL (2,0)  FUNCTION x1orx2bar  WSOURCE self  X2SOURCE self  ENDCELL  SSOURCE self  X2SOURCE self  ENDCELL  SSOURCE self  X2SOURCE self  X2SOURCE self  ENDCELL  SSOURCE self  X2SOURCE self	RPORT CLR IN 1	SSOURCE self
CELL (0,0)  ESOURCE self  X1SOURCE north  X2SOURCE east  FUNCTION dlatch  ENDCELL  SSOURCE east  FUNCTION dlatch  ENDCELL  CELL (1,0)  ENDCELL  ESOURCE west  CELL (2,1)  WSOURCE self  WSOURCE east  X1SOURCE north  ESOURCE south  X2SOURCE east  SSOURCE self  FUNCTION nor  X1SOURCE east  CELL (2,0)  WSOURCE self  ENDCELL  X2SOURCE west  CELL (2,0)  FUNCTION x1orx2bar  ENDCELL  NSOURCE self  X1SOURCE self  X1SOURCE self  X1SOURCE self  X2SOURCE west  FUNCTION x1orx2bar  ENDCELL  NSOURCE self  X1SOURCE self  X1SOURCE self  X1SOURCE west  FUNCTION dlatch	LPORT CLK IN 1	X1SOURCE east
ESOURCE self  X1SOURCE north  CELL (1,1)  X2SOURCE east  WSOURCE east  FUNCTION dlatch  ESOURCE west  ENDCELL  CELL (1,0)  ENDCELL  ESOURCE west  CELL (2,1)  WSOURCE self  X1SOURCE north  X2SOURCE east  SSOURCE self  FUNCTION nor  X1SOURCE east  CELL (2,0)  WSOURCE east  ENDCELL  X2SOURCE west  CELL (2,0)  FUNCTION x1orx2bar  ENDCELL  NSOURCE self  X1SOURCE self  X1SOURCE self  X2SOURCE self  X2SOURCE self  X2SOURCE west  ENDCELL  NSOURCE self  X1SOURCE self  X1SOURCE self  X1SOURCE self  X1SOURCE west  ENDCELL  SSOURCE west  FUNCTION dlatch	ENDPORTS	X2SOURCE west
X1SOURCE north  X2SOURCE east  WSOURCE east  FUNCTION dlatch  ESOURCE west  ENDCELL  ESOURCE west  CELL (1,0)  ENDCELL  ESOURCE vest  CELL (2,1)  WSOURCE self  WSOURCE east  X1SOURCE north  X2SOURCE east  SSOURCE self  FUNCTION nor  X1SOURCE east  CELL (2,0)  WSOURCE east  SSOURCE west  ENDCELL  X2SOURCE west  CELL (2,0)  WSOURCE self  ENDCELL  X2SOURCE west  CELL (2,0)  WSOURCE self  ENDCELL  NSOURCE self  X1SOURCE self  X1SOURCE self  X1SOURCE self  X1SOURCE west  FUNCTION dlatch	CELL (0,0)	FUNCTION or
X2SOURCE east  FUNCTION dlatch  ESOURCE west  ENDCELL  SSOURCE east  CELL (1,0)  ENDCELL  ESOURCE vest  CELL (2,1)  WSOURCE self  WSOURCE east  X1SOURCE north  X2SOURCE east  SSOURCE self  FUNCTION nor  ENDCELL  X2SOURCE east  CELL (2,0)  FUNCTION x1orr2bar  WSOURCE self  X1SOURCE self  ENDCELL  NSOURCE self  X1SOURCE self  X2SOURCE self  X2SOURCE self  X2SOURCE self  X3SOURCE self	ESOURCE self	ENDCELL
FUNCTION dlatch  ESOURCE west  ENDCELL  SSOURCE east  CELL (1,0)  ENDCELL  ESOURCE vest  CELL (2,1)  WSOURCE self  WSOURCE east  X1SOURCE north  X2SOURCE east  SSOURCE self  FUNCTION nor  ENDCELL  X2SOURCE east  SSOURCE east  ENDCELL  X2SOURCE west  CELL (2,0)  FUNCTION x1orx2bar  WSOURCE self  X1SOURCE morth  X2SOURCE west  FUNCTION dlatch	X1SOURCE north	CELL (1,1)
ENDCELL  SSOURCE east  CELL (1,0)  ESOURCE west  CELL (2,1)  WSOURCE self  WSOURCE east  X1SOURCE north  X2SOURCE east  SSOURCE self  FUNCTION nor  ENDCELL  X2SOURCE east  CELL (2,0)  FUNCTION x1orx2bar  WSOURCE self  NSOURCE self  ENDCELL  NSOURCE self  X1SOURCE self  ENDCELL  NSOURCE self  X2SOURCE west  ENDCELL  NSOURCE self  X2SOURCE west  ENDBLOCK  SSOURCE north  X2SOURCE west  FUNCTION dlatch	X2SOURCE east	WSOURCE east
CELL (1,0) ENDCELL  ESOURCE west CELL (2,1)  WSOURCE self WSOURCE east  X1SOURCE north ESOURCE south  X2SOURCE east SSOURCE self  FUNCTION nor X1SOURCE east  ENDCELL X2SOURCE west  CELL (2,0) FUNCTION x1orx2bar  WSOURCE self ENDCELL  NSOURCE self ENDBLOCK  SSOURCE self  X1SOURCE north  X2SOURCE west  FUNCTION dlatch	FUNCTION dlatch	ESOURCE west
ESOURCE west  WSOURCE self  WSOURCE east  X1SOURCE north  ESOURCE south  X2SOURCE east  FUNCTION nor  ENDCELL  CELL (2,0)  WSOURCE west  CELL (2,0)  WSOURCE self  ENDCELL  NSOURCE self  ENDCELL  NSOURCE self  ENDCELL  NSOURCE self  X1SOURCE self  ENDBLOCK  SSOURCE self  X1SOURCE north  X2SOURCE west  FUNCTION dlatch	ENDCELL	SSOURCE east
WSOURCE self  X1SOURCE north  X2SOURCE east  FUNCTION nor  ENDCELL  CELL (2,0)  WSOURCE self  ENDCELL  WSOURCE self  ENDCELL  SSOURCE west  CELL (2,0)  FUNCTION x1orx2bar  ENDCELL  NSOURCE self  ENDCELL  SSOURCE self  X1SOURCE self  X1SOURCE self  X1SOURCE self  X1SOURCE north  X2SOURCE west  FUNCTION dlatch	CELL (1,0)	ENDCELL
X1SOURCE north  X2SOURCE east  FUNCTION nor  ENDCELL  CELL (2,0)  WSOURCE self  NSOURCE self  ENDCELL  NSOURCE self  ENDCELL  NSOURCE self  X1SOURCE west  ENDCELL  SSOURCE self  ENDCELL  ENDBLOCK  SSOURCE self  X1SOURCE north  X2SOURCE west  FUNCTION dlatch	ESOURCE west	CELL (2,1)
X2SOURCE east  FUNCTION nor  ENDCELL  CELL (2,0)  WSOURCE self  NSOURCE self  NSOURCE self  ENDCELL  NSOURCE self  X1SOURCE west  ENDCELL  ENDCELL  SSOURCE self  X1SOURCE self  ENDBLOCK  SSOURCE self  X1SOURCE north  X2SOURCE west  FUNCTION dlatch	WSDURCE self	WSOURCE east
FUNCTION nor X1SOURCE east ENDCELL X2SOURCE west CELL (2,0) FUNCTION x1orx2bar WSOURCE self ENDCELL NSOURCE self ENDBLOCK SSOURCE self X1SOURCE north X2SOURCE west FUNCTION dlatch	X1SOURCE north	ESOURCE south
ENDCELL X2SOURCE west CELL (2,0) FUNCTION riori2bar WSOURCE self ENDCELL NSOURCE self ENDBLOCK SSOURCE self X1SOURCE north X2SOURCE west FUNCTION dlatch	X2SOURCE east	SSOURCE self
CELL (2,0)  WSOURCE self  NSOURCE self  SSOURCE self  X1SOURCE north  X2SOURCE west  FUNCTION dlatch	FUNCTION nor	X1SOURCE east
WSOURCE self ENDCELL  NSOURCE self ENDBLOCK  SSOURCE self  X1SOURCE north  X2SOURCE west  FUNCTION dlatch	ENDCELL	X2SOURCE west
NSOURCE self ENDBLOCK SSOURCE self X1SOURCE north X2SOURCE west FUNCTION dlatch	CELL (2,0)	FUNCTION x1orx2bar
SSOURCE self  X1SOURCE north  X2SOURCE west  FUNCTION dlatch	WSOURCE self	ENDCELL
X1SOURCE north  X2SOURCE west  FUNCTION dlatch	NSOURCE self	ENDBLOCK
X2SOURCE west FUNCTION dlatch	SSOURCE self	
FUNCTION dlatch .	X1SOURCE north	
·	X2SOURCE west	
ENDCELL	FUNCTION dlatch	•
	ENDCELL	

FIG.21

#### INTERNATIONAL SEARCH REPORT

International Application No. PCT/GB 90/00376

I. CLAS	SIFICATION OF SUBJECT MATTER (it several class	Diffication symbols analy fedicate all A	1/98 30/003/6
Account	to International Patent Classification (IPC) or to both N	ational Classification and IPC	
IPC <sup>5</sup> :	Н 03 К 19/173, Н 03 К 1	9/177	
II. FIELD:	S SEARCHED		
Classificati	Minimum Docum	entation Searched 7	
	i cystem i	Classification Symbols	
IPC <sup>5</sup>	н 03 к		
	Documentation Searched other	r than Minimum Documentation	
l ———	to the Extent that such Documen	ts are included in the Fields Searched *	
	MENTS CONSIDERED TO BE RELEVANT		
Category •	Citation of Document, 11 with Indication, where ap	propriate, of the relevant passages 12	Relevant to Claim No. 13
х	Proceedings of the IEEE Integrated Circuits Portland, Oregon, 4 IEEE, HC. Hsieh et al.: generation user-pro- array", pages 515-5 see the whole artic	Conference, -7 May 1987, "A second grammable gate 21	1-27
х	EP, A, 0177261 (XILINX, 9 April 1986 see the whole document		1-27
A	Electronics, volume 60, 17 September 1987, "Xilinx design to le PLDs", pages 69-70, see the whole article	(New York, NY, US), ead to 9,000-gate	1-27
"A" docucons "E" earlie filing "L" docuwhicicitati "O" docuother	ment which may throw doubts on priority claim(s) or is cited to establish the publication date of another on or other special reason (as specified) ment referring to an oral disclosure, use, exhibition or means ment published prior to the international filing date but than the priority date claimed	"T" later document published after the or priority date and not in conflicted to understand the principle invention.  "X" document of particular relevant cannot be considered novel or involve an inventive step.  "Y" document of particular relevant cannot be considered to involve a document is combined with one of ments, such combination being on the art.  "A" document member of the same particular relevant cannot be considered to involve a document is combined with one of the art.	or theory underlying the e; the claimed invention cannot be considered to e; the claimed invention n inventive step when the or more other such docu- bylous to a person skilled
Date of the	Actual Completion of the International Search	Date of Mailing of this International Sea	tch Report
22nd	May 1990	2 7. 06. 90	on Aubait
	Searching Authority EUROPEAN PATENT OFFICE	Signature of Authorized Officer	H. DANIELS

Form PCT/ISA/210 (second sheet) (January 1985)

	CUMENTS CONSIDERED TO BE RELEVANT (CONTICUED FROM THE SECOND SHEET)			
alegory *	Citation of Document, 11 with Indication, where appropriate, of the relevant passages	Relevant to Claim No.		
A	Electro, volume 11, 26 February 1986, Conference Record, (Los Angeles, CA, US), D.P. Lautzenheiser: "Using dynamic reconfigurable logic in a XC2064 logic cell array", pages 1-10, see the whole article	1-27		
	·			

## ANNEX TO THE INTERNATIONAL SEARCH REPORT ON INTERNATIONAL PATENT APPLICATION NO.

GB 9000376 SA 35161

This annex lists the patent family members relating to the patent documents cited in the above-mentioned international search report. The members are as contained in the European Patent Office EDP file on 14/06/90

The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

Patent document cited in search report	Publication date	Patent family member(s)  US-A- 4642487 CA-A- 1248597 JP-A- 61198919		Publication date  10-02-87 10-01-89 03-09-86	
EP-A- 0177261	09-04-86				
•					
·					
more details about this annex : see (					

## This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
Defects in the images morade out and
☐ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES:
COLOR OR BLACK AND WHITE PHOTOGRAPHS
GRAY SCALE DOCUMENTS
☐ LINES OR MARKS ON ORIGINAL DOCUMENT
REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
OTHER.

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.